module MUL8
(input clock,
input [7:0] ia,ib,
output reg [15:0]o

);
reg [7:0]mida,midb;
always@(posedge clock)
begin
    mida<=ia;
    midb<=ib;

    o<=mida*midb;

end

endmodule
